Science Oxygen

Home Science Projects Study Reference Notes Toolkits Gadgets Design Simulator Apparatus

  • An Overview of Test Synthesis Tools...
    http://doi.ieeecomputersociety.org/10.1109/54.386000

  • Testability Implications of Performance-Driven Logic Synthesis...
    http://doi.ieeecomputersociety.org/10.1109/54.386003

  • The future of logic synthesis and physical design in deep-submicron process geom...
    http://dx.doi.org/10.1145/267665.267725

  • ...
    http://humanresources.web.cern.ch/Humanresources/external/training/tech/spe

  • IC Design Tools ...
    http://humanresources.web.cern.ch/Humanresources/external/training/tech/spe

  • Newletter Retrieval: Full List...
    http://microsys6.engr.utk.edu/~bouldin/MUGSTUFF/HTML/allnl.html

  • HP's DSP Designer and DSP Synthesis Tools...
    http://ptolemy.eecs.berkeley.edu/archive/hp_press.htm

  • resume...
    http://web.syr.edu/~ahe/ResumeHWCP.htm

  • Newletter Retrieval: Full List...
    http://www-ece.engr.utk.edu/~bouldin/MUGSTUFF/HTML/allnl.html

  • Cadence Release - Software Version Update - deliverables...
    http://www-g.eng.cam.ac.uk/europractice/cadence02.htm

  • CE Program Senior Electives...
    http://www.ce.ucsb.edu/senior%20elective%20descriptions.htm

  • Cadence Tool Support...
    http://www.cedcc.psu.edu/cds_alliance/eelabs.html

  • A VLSI CIR ...
    http://www.cedcc.psu.edu/mse97/msedocs/paper27.pdf

  • National Chip Implementation Center...
    http://www.cic.org.tw/cic_v13/english/dsd/dsd2.jsp

  • Asynchronous Logic: Tools...
    http://www.cs.man.ac.uk/async/tools/sis.html

  • ODETTE...
    http://www.ecsi-association.org/ecsi/projects/odette/flows.html

  • Synthesis Group...
    http://www.eda.ei.tum.de/forschung/statistic/web/

  • Design Planning Methodology for Rapid Chip Deployment ...
    http://www.eda.org/edps/edp01/PAPERS/lackey.pdf

  • Market Statistics Service (MSS) 2004 Product Category List ...
    http://www.edac.org/downloads/mss_2004/MSS_2004_ProductCategories.pdf

  • ...
    http://www.edac.org/stats_mss.jsp

  • Foreword ...
    http://www.hdlab.co.jp/service/styleguide/DSG2001_veri_sample.pdf

  • Fraunhofer IIS - IC-Design - From VHDL and Verilog to System C...
    http://www.iis.fraunhofer.de/asic/digital/work/experience.html

  • ITU...
    http://www.itu.edu/logicsynthesis.html

  • UMIST VLSI SYSTEMS ENGINEERING...
    http://www.mcc.ac.uk/cem/teaching/vlsimodu.html

  • resume for Howard A. Landman...
    http://www.riverrock.org/~howard/resume.html

  • Layout Oriented Logic Synthesis for Deep Submicron Technologies...
    http://www.stw.nl/projecten/E/eel4696.html

    • |Terms of Service|Contact Us|

    Copyright ©2004- ScienceOxygen.com all rights reserved